TEXAS INSTRUMENTS www.ti.com

## 3-V TO 5.5-V MULTICHANNEL RS-232 LINE DRIVER/RECEIVER WITH $\pm 15\text{-kV}$ ESD PROTECTION

#### FEATURES

- ESD Protection for RS-232 Bus Pins
  - ±15-kV Human-Body Model (HBM)
  - ±8-kV IEC61000-4-2, Contact Discharge
  - ±15-kV IEC61000-4-2, Air-Gap Discharge
- Meets or Exceeds the Requirements of TIA/EIA-232-F and ITU v.28 Standards
- Operates With 3-V to 5.5-V V<sub>CC</sub> Supply
- Operates up to 500 kbit/s
- Two Drivers and Two Receivers
- Low Standby Current . . . 1 µA Typ
- External Capacitors . . . 4 × 0.1 μF
- Accepts 5-V Logic Input With 3.3-V Supply
- Alternative High-Speed Pin-Compatible Device (1 Mbit/s) for TRSF3223E

#### **APPLICATIONS**

- Battery-Powered Systems
- PDAs
- Notebooks
- Laptops
- Palmtop PCs
- Hand-Held Equipment


#### DESCRIPTION/ ORDERING INFORMATION

The TRS3223E consists of two line drivers, two line receivers, and a dual charge-pump circuit with  $\pm$ 15-kV ESD protection pin to pin (serial-port connection pins, including GND). The device meets the requirements of TIA/EIA-232-F and provides the electrical interface between an asynchronous communication controller and the serial-port connector. The charge pump and four small external capacitors allow operation from a single 3-V to 5.5-V supply. The device operates at typical data signaling rates up to 500 kbit/s and a maximum of 30-V/µs driver output slew rate.


Flexible control options for power management are available when the serial port is inactive. The auto-powerdown feature functions when FORCEON is low and FORCEOFF is high. During this mode of operation, if the device does not sense a valid RS-232 signal, the driver outputs are disabled. If FORCEOFF is set low and EN is high, both drivers and receivers are shut off, and the supply current is reduced to 1 mA. Disconnecting the serial port or turning off the peripheral drivers causes auto-powerdown to occur. Auto-powerdown can be disabled when FORCEON and FORCEOFF are high. With auto-powerdown enabled, the device is activated automatically when a valid signal is applied to any receiver input. The INVALID output is used to notify the user if an RS-232 signal is present at any receiver input. INVALID is high (valid data) if any receiver input voltage is greater than 2.7 V or less than -2.7 V, or has been between -0.3 V and 0.3 V for more than 30 µs. INVALID is low (invalid data) if the receiver input voltage is between -0.3 V and 0.3 V for more than 30 µs. Refer to Figure 4 for receiver input levels.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



**SLLS794-JUNE 2007** 



N.C. – No internal connection

# TRS3223E 3-V TO 5.5-V MULTICHANNEL RS-232 LINE DRIVER/RECEIVER WITH $\pm$ 15-kV ESD PROTECTION $_{\rm SLLS794-JUNE\ 2007}$



#### **ORDERING INFORMATION** PACKAGE<sup>(1)(2)</sup> **ORDERABLE PART NUMBER TOP-SIDE MARKING** TA QFN - RHL Reel of 2000 TRS3223ECRHLR PREVIEW Tube of 25 TRS3223ECDW SOIC - DW TRS3223EC Reel of 2000 TRS3223ECDWR 0°C to 70°C Tube of 70 TRS3223ECDB SSOP - DB RS23EC Reel of 2000 TRS3223ECDBR Tube of 70 TRS3223ECPW TSSOP - PW RS23EC Reel of 2000 TRS3223ECPWR Reel of 2000 QFN - RHL TRS3223EIRHLR PREVIEW Tube of 25 TRS3223EIDW SOIC - DW TRS3223EI Reel of 2000 TRS3223EIDWR -40°C to 85°C Tube of 70 TRS3223EIDB SSOP - DB RS23EI Reel of 2000 TRS3223EIDBR Tube of 70 TRS3223EIPW TSSOP - PW RS23EI Reel of 2000 TRS3223EIPWR

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

(2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

#### **FUNCTION TABLES**

#### EACH DRIVER<sup>(1)</sup>

	INPUTS			OUTPUT	
DIN	FORCEON	FORCEOFF	VALID RIN RS-232 LEVEL	DOUT	DRIVER STATUS
Х	Х	L	Х	Z	Powered off
L	Н	Н	Х	Н	Normal operation with
н	Н	Н	Х	L	auto-powerdown disabled
L	L	Н	Yes	Н	Normal operation with
н	L	Н	Yes	L	auto-powerdown enabled
L	L	Н	No	Z	Powered off by
Н	L	Н	No	Z	auto-powerdown feature

(1) H = high level, L = low level, X = irrelevant, Z = high impedance

#### EACH RECEIVER<sup>(1)</sup>


	INPUTS				
RIN	EN	VALID RIN RS-232 LEVEL	OUTPUT DOUT		
L	L	Х	Н		
н	L	Х	L		
х	Н	Х	Z		
Open	L	No	Н		

(1) H = high level, L = low level, X = irrelevant,

Z = high impedance (off),

Open = input disconnected or connected driver off

SLLS794-JUNE 2007



Pin numbers are for the DB, DW, and PW packages.

#### Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.3	6	V
V+	Positive-output supply voltage range <sup>(2)</sup>		-0.3	7	V
V–	Negative-output supply voltage range <sup>(2)</sup>		0.3	-7	V
V+ - V-	Supply voltage difference <sup>(2)</sup>			13	V
	land a line of the second	Driver (FORCEOFF, FORCEON, EN)	-0.3	6	
VI	Input voltage range	Receiver	-25	25	V
		Driver	-13.2	13.2	
Vo	Output voltage range	Receiver (INVALID)	-0.3	V <sub>CC</sub> + 0.3	V
		DB package		70	
0		DW package		58	0000
$\theta_{JA}$	Package thermal impedance <sup>(3)(4)</sup>	PW package		83	°C/W
		RHL package		PREVIEW	
TJ	Operating virtual junction temperature			150	°C
T <sub>stg</sub>	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to network GND.

(3) Maximum power dissipation is a function of T<sub>J</sub>(max), θ<sub>JA</sub>, and T<sub>A</sub>. The maximum allowable power dissipation at any allowable ambient temperature is P<sub>D</sub> = (T<sub>J</sub>(max) - T<sub>A</sub>)/θ<sub>JA</sub>. Operating at the absolute maximum T<sub>J</sub> of 150°C can affect reliability.

(4) The package thermal impedance is calculated in accordance with JESD 51-7.

### **TRS3223E** 3-V TO 5.5-V MULTICHANNEL RS-232 LINE DRIVER/RECEIVER WITH ±15-kV ESD PROTECTION

SLLS794-JUNE 2007

#### Recommended Operating Conditions<sup>(1)</sup>

See Figure 6

				MIN	NOM	MAX	UNIT
	Currely underso		$V_{CC} = 3.3 V$	3	3.3	3.6	V
	Supply voltage		$V_{CC} = 5 V$	4.5	5	5.5	v
V	Driver and control	DIN, EN, FORCEOFF, FORCEON	$V_{CC} = 3.3 V$	2			V
VIH	<sup>IH</sup> high-level input voltage	$V_{CC} = 5 V$	2.4			v	
V <sub>IL</sub>	Driver and control low-level input voltage	DIN, EN, FORCEOFF, FORCEON				0.8	V
V	Driver and control input voltage	DIN, EN, FORCEOFF, FORCEON		0		5.5	V
VI	Receiver input voltage			-25		25	V
т	Operating free air temperature		TRS3223EC	0		70	°C
T <sub>A</sub>	Operating free-air temperature	TRS3223EI	-40		85	C	

(1) Test conditions are C1–C4 = 0.1  $\mu$ F at V<sub>CC</sub> = 3.3 V  $\pm$  0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at V<sub>CC</sub> = 5 V  $\pm$  0.5 V.

#### Electrical Characteristics<sup>(1)</sup>

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 5)

	PARAMETER		TEST CONDITIONS	MIN	TYP <sup>(2)</sup>	MAX	UNIT
I <sub>I</sub>	Input leakage current	EN, FORCEOFF, FORCEON			±0.01	±1	μΑ
		Auto-powerdown disabled	$V_{CC}$ = 3.3 V or 5 V, $T_{A}$ = 25°C, No load, FORCEOFF and FORCEON at $V_{CC}$		0.3	1	mA
I <sub>CC</sub>	Supply current	Powered off	No load, FORCEOFF at GND		1	10	
		Auto-powerdown enabled	No load, $\overline{\text{FORCEOFF}}$ at $V_{\text{CC}},$ FORCEON at GND, All RIN are open or grounded		1	10	μA

(1) Test conditions are C1–C4 = 0.1  $\mu$ F at V<sub>CC</sub> = 3.3 V ± 0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at V<sub>CC</sub> = 5 V ± 0.5 V. (2) All typical values are at V<sub>CC</sub> = 3.3 V or V<sub>CC</sub> = 5 V, and T<sub>A</sub> = 25°C.

#### **DRIVER SECTION**

#### Electrical Characteristics<sup>(1)</sup>

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 5)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(2)</sup>	MAX	UNIT
V <sub>OH</sub>	High-level output voltage	DOUT at $R_L = 3 k\Omega$ to GND	5	5.4		V
V <sub>OL</sub>	Low-level output voltage	DOUT at $R_L = 3 k\Omega$ to GND	-5	-5.4		V
I <sub>IH</sub>	High-level input current	$V_{I} = V_{CC}$		±0.01	±1	μA
IIL	Low-level input current	V <sub>I</sub> at GND		±0.01	±1	μA
	Short-circuit output current <sup>(3)</sup>	$V_{CC} = 3.6 \text{ V}, V_{O} = 0 \text{ V}$		±35	±60	mA
I <sub>OS</sub>	Short-circuit output current	$V_{CC} = 5.5 \text{ V}, V_{O} = 0 \text{ V}$		±30	±00	ША
r <sub>o</sub>	Output resistance	$V_{CC}$ , V+, and V- = 0 V, $V_O = \pm 2$ V	300	10M		Ω
		FORCEOFF = GND, $V_{CC}$ = 3 V to 3.6 V, $V_O$ = ±12 V			±25	
I <sub>OZ</sub>	Output leakage current	$\overline{\text{FORCEOFF}}$ = GND, $V_{\text{CC}}$ = 4.5 V to 5.5 V, $V_{\text{O}}$ = ±12 V			±25	μA

(1) Test conditions are C1–C4 = 0.1  $\mu$ F at V<sub>CC</sub> = 3.3 V ± 0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at V<sub>CC</sub> = 5 V ± 0.5 V. (2) All typical values are at V<sub>CC</sub> = 3.3 V or V<sub>CC</sub> = 5 V, and T<sub>A</sub> = 25°C. (3) Short-circuit durations should be controlled to prevent exceeding the device absolute power dissipation ratings, and not more than one output should be shorted at a time.

#### Switching Characteristics<sup>(1)</sup>

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 5)

PARAMETER		TEST CONDITIONS		MIN	TYP <sup>(2)</sup>	MAX	UNIT
	Maximum data rate	C <sub>L</sub> = 1000 pF, One DOUT switching,	$R_L = 3 k\Omega$ , See Figure 1	250	500		kbit/s
t <sub>sk(p)</sub>	Pulse skew <sup>(3)</sup>	$C_L = 150 \text{ pF to } 2500 \text{ pF},$ See Figure 2	$R_L = 3 \ k\Omega$ to 7 k $\Omega$ ,		100		ns
SR(tr)	Slew rate, transition region	te, transition region $R_1 = 3 k\Omega$ to $7 k\Omega$ ,		6		30	V/µs
SK(II)	(See Figure 1)	$V_{CC} = 3.3 V$	$C_L$ = 150 pF to 2500 pF	4		30	v/µs

(1) Test conditions are C1–C4 = 0.1  $\mu$ F at V<sub>CC</sub> = 3.3 V ± 0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at V<sub>CC</sub> = 5 V ± 0.5 V. (2) All typical values are at V<sub>CC</sub> = 3.3 V or V<sub>CC</sub> = 5 V, and T<sub>A</sub> = 25°C. (3) Pulse skew is defined as |t<sub>PLH</sub> - t<sub>PHL</sub>| of each channel of the same device.

### **TRS3223E** 3-V TO 5.5-V MULTICHANNEL RS-232 LINE DRIVER/RECEIVER WITH ±15-kV ESD PROTECTION

SLLS794-JUNE 2007

#### **RECEIVER SECTION**

#### **Electrical Characteristics**<sup>(1)</sup>

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 6)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(2)</sup>	MAX	UNIT
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -1 mA	$V_{CC} - 0.6$	V <sub>CC</sub> - 0.1		V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 1.6 mA			0.4	V
V	Positive-going input threshold voltage	V <sub>CC</sub> = 3.3 V		1.6	2.4	V
V <sub>IT+</sub>	Positive-going input theshold voltage	$V_{CC} = 5 V$		1.9	2.4	v
V	Negative going input threshold voltage	$V_{CC} = 3.3 V$	0.6	1.1		V
V <sub>IT</sub>	Negative-going input threshold voltage	$V_{CC} = 5 V$	0.6	1.4		v
V <sub>hys</sub>	Input hysteresis (V <sub>IT+</sub> - V <sub>IT-</sub> )			0.5		V
I <sub>OZ</sub>	Output leakage current	$\overline{EN} = V_{CC}$		±0.05		μA
r <sub>i</sub>	Input resistance	$V_1 = \pm 3 \text{ V to } \pm 25 \text{ V}$	3	5		kΩ

(1) Test conditions are C1–C4 = 0.1  $\mu$ F at V<sub>CC</sub> = 3.3 V ± 0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at V<sub>CC</sub> = 5 V ± 0.5 V. (2) All typical values are at V<sub>CC</sub> = 3.3 V or V<sub>CC</sub> = 5 V, and T<sub>A</sub> = 25°C.

#### Switching Characteristics<sup>(1)</sup>

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TYP <sup>(2)</sup>	UNIT
t <sub>PLH</sub>	Propagation delay time, low- to high-level output	C <sub>L</sub> = 150 pF, See Figure 3	150	ns
t <sub>PHL</sub>	Propagation delay time, high- to low-level output	C <sub>L</sub> = 150 pF, See Figure 3	150	ns
t <sub>en</sub>	Output enable time	$C_L = 150 \text{ pF}, R_L = 3 \text{ k}\Omega$ , See Figure 4	200	ns
t <sub>dis</sub>	Output disable time	$C_L = 150 \text{ pF}, R_L = 3 \text{ k}\Omega$ , See Figure 4	200	ns
t <sub>sk(p)</sub>	Pulse skew <sup>(3)</sup>	See Figure 3	50	ns

Test conditions are C1–C4 = 0.1  $\mu$ F at V<sub>CC</sub> = 3.3 V  $\pm$  0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at V<sub>CC</sub> = 5 V  $\pm$  0.5 V. All typical values are at V<sub>CC</sub> = 3.3 V or V<sub>CC</sub> = 5 V, and T<sub>A</sub> = 25°C. Pulse skew is defined as |t<sub>PLH</sub> - t<sub>PHL</sub>| of each channel of the same device. (1)

(2)

(3)

#### **AUTO-POWERDOWN SECTION**

#### **Electrical Characteristics**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 5)

PARAMETER		TEST CONDITIONS		MIN	MAX	UNIT
V <sub>T+(valid)</sub>	Receiver input threshold for INVALID high-level output voltage	FORCEON = GND,	$\overline{FORCEOFF} = V_{CC}$		2.7	V
V <sub>T(valid)</sub>	Receiver input threshold for INVALID high-level output voltage	FORCEON = GND,	$\overline{FORCEOFF} = V_{CC}$	-2.7		V
V <sub>T(invalid)</sub>	Receiver input threshold for INVALID low-level output voltage	FORCEON = GND,	$\overline{FORCEOFF} = V_{CC}$	-0.3	0.3	V
V <sub>OH</sub>	INVALID high-level output voltage	$I_{OH} = 1 \text{ mA},$ FORCEOFF = V <sub>CC</sub>	FORCEON = GND,	V <sub>CC</sub> - 0.6		V
V <sub>OL</sub>	INVALID low-level output voltage	$I_{OL} = 1.6 \text{ mA},$ FORCEOFF = V <sub>CC</sub>	FORCEON = GND,		0.4	V

#### **Switching Characteristics**


over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 5)

	PARAMETER	TYP <sup>(1)</sup>	UNIT
t <sub>valid</sub>	Propagation delay time, low- to high-level output	1	μs
t <sub>invalid</sub>	Propagation delay time, high- to low-level output	30	μs
t <sub>en</sub>	Supply enable time	100	μs

(1) All typical values are at V\_{CC} = 3.3 V or V\_{CC} = 5 V, and T\_A = 25 ^{\circ}C.


## TRS3223E 3-V TO 5.5-V MULTICHANNEL RS-232 LINE DRIVER/RECEIVER WITH $\pm 15\text{-kV}$ ESD PROTECTION

SLLS794-JUNE 2007




- A. C<sub>L</sub> includes probe and jig capacitance.
- B. The pulse generator has the following characteristics: PRR = 250 kbit/s, Z<sub>O</sub> = 50  $\Omega$ , 50% duty cycle, t<sub>r</sub>  $\leq$  10 ns, t<sub>f</sub>  $\leq$  10 ns.

#### Figure 1. Driver Slew Rate




#### **TEST CIRCUIT**




Texas

STRUMENTS www.ti.com

- A. C<sub>L</sub> includes probe and jig capacitance.
- B. The pulse generator has the following characteristics: PRR = 250 kbit/s, Z<sub>O</sub> = 50  $\Omega$ , 50% duty cycle, t<sub>r</sub>  $\leq$  10 ns, t<sub>f</sub>  $\leq$  10 ns.






A.  $C_L$  includes probe and jig capacitance.

B. The pulse generator has the following characteristics:  $Z_0$  = 50  $\Omega$ , 50% duty cycle,  $t_r \le 10$  ns,  $t_f \le 10$  ns.

Figure 3. Receiver Propagation Delay Times

SLLS794-JUNE 2007

#### PARAMETER MEASUREMENT INFORMATION (continued)



- A.  $C_L$  includes probe and jig capacitance.
- B. The pulse generator has the following characteristics: Z<sub>0</sub> = 50  $\Omega$ , 50% duty cycle, t<sub>r</sub>  $\leq$  10 ns, t<sub>f</sub>  $\leq$  10 ns.


Figure 4. Receiver Enable and Disable Times


## TRS3223E 3-V TO 5.5-V MULTICHANNEL RS-232 LINE DRIVER/RECEIVER WITH $\pm 15\text{-kV}$ ESD PROTECTION

SLLS794-JUNE 2007



#### **PARAMETER MEASUREMENT INFORMATION (continued)**






- A. C<sub>L</sub> includes probe and jig capacitance.
- B. The pulse generator has the following characteristics: PRR = 250 kbit/s,  $Z_0$  = 50  $\Omega$ , 50% duty cycle,  $t_r \le 10$  ns,  $t_f \le 10$  ns.

#### Figure 5. INVALID Propagation Delay Times and Supply Enabling Time

## 3-V TO 5.5-V MULTICHANNEL RS-232 LINE DRIVER/RECEIVER WITH ±15-kV ESD PROTECTION

SLLS794-JUNE 2007

#### **APPLICATION INFORMATION**



<sup> $\dagger$ </sup> C3 can be connected to V<sub>CC</sub> or GND.

- NOTES: A. Resistor values shown are nominal.
  - B. Nonpolarized ceramic capacitors are acceptable. If polarized tantalum or electrolytic capacitors are used, they should be connected as shown.
    V<sub>CC</sub> vs CAPACITOR VALUES

V <sub>CC</sub>	C1	C2, C3, and C4
3.3 V $\pm$ 0.3 V	<b>0.1</b> μF	<b>0.1</b> μF
5 V $\pm$ 0.5 V	<b>0.047</b> μF	<b>0.33</b> μF
3 V to 5.5 V	<b>0.1</b> μF	<b>0.47</b> μF





#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TRS3223ECDBR	ACTIVE	SSOP	DB	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	RS23EC	Samples
TRS3223ECDWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	TRS3223EC	Samples
TRS3223ECPW	ACTIVE	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	RS23EC	Samples
TRS3223ECPWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	RS23EC	Samples
TRS3223EIDB	ACTIVE	SSOP	DB	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	RS23EI	Samples
TRS3223EIDBR	ACTIVE	SSOP	DB	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	RS23EI	Samples
TRS3223EIPW	ACTIVE	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	RS23EI	Samples
TRS3223EIPWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	RS23EI	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



www.ti.com

10-Dec-2020

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

STRUMENTS

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TRS3223ECDBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
TRS3223ECDWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
TRS3223ECPWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
TRS3223EIDBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
TRS3223EIPWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1



www.ti.com

## PACKAGE MATERIALS INFORMATION

3-Jun-2022



*All dimensions are no	minal
------------------------	-------

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TRS3223ECDBR	SSOP	DB	20	2000	356.0	356.0	35.0
TRS3223ECDWR	SOIC	DW	20	2000	367.0	367.0	45.0
TRS3223ECPWR	TSSOP	PW	20	2000	356.0	356.0	35.0
TRS3223EIDBR	SSOP	DB	20	2000	356.0	356.0	35.0
TRS3223EIPWR	TSSOP	PW	20	2000	356.0	356.0	35.0

#### TEXAS INSTRUMENTS

www.ti.com

3-Jun-2022

#### TUBE



#### - B - Alignment groove width

#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
TRS3223ECPW	PW	TSSOP	20	70	530	10.2	3600	3.5
TRS3223EIDB	DB	SSOP	20	70	530	10.5	4000	4.1
TRS3223EIPW	PW	TSSOP	20	70	530	10.2	3600	3.5

## **DB0020A**



## **PACKAGE OUTLINE**

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.



## DB0020A

## **EXAMPLE BOARD LAYOUT**

#### SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## DB0020A

## **EXAMPLE STENCIL DESIGN**

### SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## **DW0020A**



## **PACKAGE OUTLINE**

#### SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



## DW0020A

## **EXAMPLE BOARD LAYOUT**

#### SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## DW0020A

## **EXAMPLE STENCIL DESIGN**

#### SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## **PW0020A**



## **PACKAGE OUTLINE**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



## PW0020A

## **EXAMPLE BOARD LAYOUT**

#### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## PW0020A

## **EXAMPLE STENCIL DESIGN**

#### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### LAND PATTERN DATA



NOTES: Α. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
  C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated