


HX2VL - Very Low-Power USB 2.0 TetraHub™ Controller

Features

- High-performance, low-power USB 2.0 hub, optimized for low-cost designs with minimum bill-of-material (BOM).
- USB 2.0 hub controller
 - □ Compliant with USB2.0 specification, TID# 30000059
 - Up to four downstream ports support
 - Downstream ports are backward compatible with FS, LS
 - Multiple translator (TT), one per downstream port for maximum performance.
- Very low-power consumption
 - □ Supports bus-powered and self-powered modes
 - □ Auto switching between bus-powered and self-powered
 - □ Single MCU with 2 K ROM and 64 byte RAM
 - □ Lowest power consumption.
- Highly integrated solution for reduced BOM cost
 - □ Internal regulator single power supply 5 V required.
 - ☐ Provision of connecting 3.3 V with external regulator.
 - □ Integrated upstream pull-up resistor
 - □ Integrated pull-down resistors for all downstream ports

- ☐ Integrated upstream/downstream termination resistors
- ☐ Integrated port status indicator control
- 12-MHz +/-500 ppm external crystal with drive level 600 μW (integrated PLL) clock input with optional 27/48-MHz oscillator clock input.
- □ Internal power failure detection for ESD recovery
- Downstream port management
 - □ Support individual and ganged mode power management
 - □ Overcurrent detection
 - □ Two status indicators per downstream port
- Maximum configurability
 - □ VID and PID are configurable through external EEPROM
 - Number of ports, removable/non-removable ports are configurable through EEPROM and I/O pin configuration
 - I/O pins can configure gang/individual mode power switching, reference clock source and polarity of power switch enable pin
- ☐ Configuration options also available through mask ROM
- Available in space saving 48-pin TQFP (7 × 7 mm) and 28-pin QFN (5 × 5 mm) packages
- Supports 0 °C to +70 °C temperature range

Block Diagram





More Information

Cypress provides a wealth of data at www.cypress.com to help you to select the right HX2VL device for your design, and to help you to quickly and effectively integrate the device into your design. For a comprehensive list of resources, see the knowledge base article http://www.cypress.com/?id=2411.

- Overview: USB Portfolio, USB Roadmap
- USB 2.0 Hub Controller Selectors: HX2LP, HX2VL
- Application notes: Cypress offers a large number of USB application notes covering a broad range of topics, from basic to advanced level. Recommended application notes for getting started with HX2VL are:
 - □ AN72332 Guidelines on System Design using Cypress's USB 2.0 Hub (HX2VL)
 - □ AN69235 Migrating from HX2/HX2LP to HX2VL

■ Reference Designs:

- □ CY4608 HX2VL Very Low-Power USB 2.0 Compliant 4-Port Hub Development Kit
- CY4607 HX2VL Very Low-Power USB 2.0 Compliant 4-Port Hub Development Kit
- Models: HX2VL (CY7C65632/34/42) IBIS

HX2VL Development Kit

HX2VL Development Kit board is a tool to demonstrate the features of HX2VL devices (CY7C65632, CY7C65634). In the initial phase of the design, this board helps developers to understand the chip features and limitations before proceeding with a complete design. The Development kit includes support documents related to board hardware, PC application software, and EEPROM configuration data (.iic) files.



Contents

Introduction	4
HX2VL Architecture	4
USB Serial Interface Engine	4
HS USB Control Logic	4
Hub Repeater	4
MCU	
Transaction Translator	4
Port Control	4
Applications	
Functional Overview	5
System Initialization	5
Enumeration	
Multiple Transaction Translator Support	5
Upstream Port	5
Downstream Ports	5
Power Switching	
Overcurrent Detection	5
Port Indicators	
Power Regulator	
External Regulation Scheme	
Internal Regulation Scheme	
Pin Configurations	
Pin Definitions	
Pin Definitions	
EEPROM Configuration Options	
Pin Configuration Options	
Power ON Reset	
Gang/Individual Power Switching Mode	
Power Switch Enable Pin Polarity	15

Port Number Configuration	เจ
Non Removable Ports Configuration	15
Reference Clock Configuration	. 15
Absolute Maximum Ratings	. 16
Operating Conditions	
Electrical Characteristics	17
DC Electrical Characteristics	17
AC Electrical Characteristics	18
Thermal Resistance	18
Ordering Information	. 19
Ordering Code Definitions	19
Package Diagrams	20
Acronyms	
Document Conventions	22
Units of Measure	22
Silicon Errata for the HX2VL, CY7C65642 Product	
Family	
Part Numbers Affected	
HX2VL Qualification Status	. 23
HX2VL Errata Summary	23
Document History Page	24
Sales, Solutions, and Legal Information	. 26
Worldwide Sales and Design Support	
Products	26
PSoC® Solutions	26
Cypress Developer Community	26
Technical Support	26



Introduction

HX2VL is Cypress's next generation family of high- performance, very low-power USB 2.0 hub controllers. HX2VL has integrated upstream and downstream transceivers; a USB serial interface engine (SIE); USB hub control and repeater logic; and transaction translator (TT) logic. Cypress has also integrated external components such as voltage regulator and pull-up/pull-down resistors, reducing the overall BOM required to implement a USB hub system.

The CY7C65642 is a part of the HX2VL portfolio with four downstream ports and an independent TT dedicated for each downstream port. This device option is for low-power but high-performance applications that require up to four downstream ports. The CY7C65642 is available in 48-pin TQFP and 28-pin QFN package options.

All device options are supported by Cypress's world class reference design kits, which include board schematics, BOM, Gerber files, Orcad files, and thorough design documentation.

HX2VL Architecture

The Block Diagram on page 1 shows the HX2VL TetraHub™ architecture.

USB Serial Interface Engine

The SIE allows HX2VL to communicate with the USB host. The SIE handles the following USB activities independently of the Hub Control Block.

- Bit stuffing and unstuffing
- Checksum generation and checking
- TOKEN type identification
- Address checking.

HS USB Control Logic

'Hub Control' block co-ordinates enumeration, suspend and resume. It generates status and control signals for host access to the hub. It also includes the frame timer that synchronizes the hub to the host. It has status/control registers which function as the interface to the firmware in the MCU.

Hub Repeater

The hub repeater manages the connectivity between upstream and downstream facing ports that are operating at the same speed. It supports full and high-speed connectivity. According to the USB 2.0 specification, the hub repeater provides the following functions:

- Sets up and tears down connectivity on packet boundaries
- Ensures orderly entry into and out of 'Suspend' state, including proper handling of remote wakeups.

MCU

The HX2VL has MCU with 2 K ROM and 64 byte RAM. The MCU operates with a 12 MHz clock to decode USB commands from host and respond to the host. It can also handle GPIO settings to provide higher flexibility to the customers and control the read interface to the EEPROM which has extended configuration options.

Transaction Translator

The TT translates data from one speed to another. A TT takes high-speed split transactions and translates them to full or low-speed transactions when the hub is operating at high-speed (the upstream port is connected to a high speed host controller) and has full or low-speed devices attached. The operating speed of a device attached on a downstream port determines whether the routing logic connects a port to the TT or to hub repeater. When the upstream host and downstream device are functioning at different speeds, the data is routed through the TT. In all other cases, the data is routed through the repeater. For example, If a full or low-speed device is connected to the high-speed host upstream through the hub, then the data transfer route includes TT. If a high-speed device is connected to the high-speed host upstream through the hub, the transfer route includes the repeater. When the hub is connected to a full-speed host controller upstream, then high-speed peripheral does not operate at its full capability. These devices only work at full speed. Full and low-speed devices connected to this hub operate at their normal speed.

Port Control

The downstream 'Port Control' block handles the connect/disconnect and over current detection as well as the power enable and LED control. It also generates the control signals for the downstream transceivers.

Applications

Typical applications for the HX2VL device family are:

- Docking stations
- Standalone hubs
- Monitor hubs
- Multi-function printers
- Digital televisions
- Advanced port replicators
- Keyboard hubs
- Gaming consoles



Functional Overview

The Cypress CY7C65642 USB 2.0 Hubs are low-power hub solutions for USB which provide maximum transfer efficiency with no TT multiplexing between downstream ports. The CY7C65642 USB 2.0 Hubs integrate 1.5 k Ω upstream pull-up resistors for full speed operation and all downstream 15 k Ω pull-down resistors and series termination resistors on all upstream and downstream D+ and D– pins. This results in optimization of system costs by providing built-in support for the USB 2.0 specification.

System Initialization

On power up, CY7C65642 has an option to enumerate from the default settings in the mask ROM or from reading an external EEPROM for configuration information. At the most basic level, this EEPROM has the Vendor ID (VID) and the Product ID (PID), for the customer's application. For more specialized applications, other configuration options can be specified. See EEPROM Configuration Options on page 14 for more details. CY7C65642 verifies the checksum before loading the EEPROM contents as the descriptors.

Enumeration

CY7C65642 enables the pull-up resistor on D+ to indicate its presence to the upstream hub, after which a USB Bus Reset is expected. After a USB Bus Reset, CY7C65642 is in an unaddressed, unconfigured state (configuration value set to '0'). During the enumeration process, the host sets the hub's address and configuration. After the hub is configured, the full hub functionality is available.

Multiple Transaction Translator Support

After TetraHub is configured in a high speed system, it is in single TT mode. The host may then set the hub into multiple TT mode by sending a SetInterface command. In multiple TT mode, each full speed port is handled independently and thus has a full 12 Mbps bandwidth available. In Single TT mode, all traffic from the host destined for full or low-speed ports are forwarded to all of those ports. This means that the 12 Mbps bandwidth is shared by all full and low-speed ports.

Upstream Port

The upstream port includes the transmitter and the receiver state machine. The transmitter and receiver operate in high speed and full speed depending on the current hub configuration. The transmitter state machine monitors the upstream facing port while the Hub Repeater has connectivity in the upstream direction. This machine prevents babble and disconnect events on the downstream facing ports of this hub from propagating and causing the hub to be disabled or disconnected by the hub to which it is attached.

Downstream Ports

The CY7C65642 supports a maximum of four downstream ports, each of which may be marked as usable or removable in the EEPROM configuration, see EEPROM Configuration Options on page 14. Additionally, it can also be configured by pin strapping, see Pin Configuration Options on page 15.

Downstream D+ and D- pull-down resistors are incorporated in CY7C65642 for each port. Before the hubs are configured, the ports are driven Single Ended Zero, ((SE0) where both D+ and D- are driven low) and are set to the unpowered state. When the hub is configured, the ports are not driven and the host may power the ports by sending a SetPortPower command for each port. After a port is powered, any connect or disconnect event is detected by the hub. Any change in the port state is reported by the hubs back to the host through the Status Change Endpoint (endpoint 1). On receipt of SetPortReset request for a port with a device connected, the hub does as follows:

- Performs a USB Reset on the corresponding port
- Puts the port in an enabled state
- Enables babble detection after the port is enabled.

Babble consists of a non idle condition on the port after EOF2. If babble is detected on an enabled port, that port is disabled. A ClearPortEnable request from the host also disables the specified port.

Downstream ports can be individually suspended by the host with the SetPortSuspend request. If the hub is not suspended, a remote wakeup event on that port is reflected to the host through a port change indication in the Hub Status Change Endpoint. If the hub is suspended, a remote wakeup event on this port is forwarded to the host. The host may resume the port by sending a ClearPortSuspend command.

Power Switching

The CY7C65642 includes interface signals for external port power switches. Both ganged and individual (per-port) configurations are supported by pin strapping, see Pin Configuration Options on page 15.

After enumerating, the host may power each port by sending a SetPortPower request for that port. Power switching and overcurrent detection are managed using respective control signals (PWR#[n] and OVR#[n]) which are connected to an external power switch device. Both High/Low enabled power switches are supported and the polarity is configured through GPIO setting, see Pin Configuration Options on page 15.

Overcurrent Detection


The OVR#[n] pins of the CY7C65642 series are connected to the respective external power switch's port overcurrent indication (output) signals. After detecting an overcurrent condition, hub reports overcurrent condition to the host and disables the PWR#[n] output to the external power device. OVR#[n] has a setup time of 20 ns. It takes 3 to 4 ms from overcurrent detection to deassertion of PWR#[n]

Port Indicators

The USB 2.0 port indicators are also supported directly by CY7C65642. According to the specification, each downstream port of the hub optionally supports a status indicator. The presence of indicators for downstream facing ports is specified by bit 7 of the wHubCharacteristics field of the hub class descriptor. The default CY7C65642 descriptor specifies that the port indicators are supported. The CY7C65642 port indicators has two modes of operation: automatic and manual.



On power up the CY7C65642 defaults to automatic mode, where the color of the Port Indicator (green, amber, off) indicates the functional status of the CY7C65642 port. The LEDs are turned off when the device is suspended.




Power Regulator

CY7C65642 requires 3.3 V source power for normal operation of internal core logic and USB physical layer (PHY). The integrated low-drop power regulator converts 5 V power input from USB cable (Vbus) to 3.3 V source power. The 3.3 V power output is guaranteed by an internal voltage reference circuit when the input voltage is within the 4 V–5.5 V range. The regulator's maximum current loading is 150 mA, which provides tolerance margin over CY7C65642's normal power consumption of below 100 mA. The on chip regulator has a quiescent current of 28 μ A.

External Regulation Scheme


CY7C65642 supports both external regulation and internal regulation schemes. When an external regulation is chosen, then for the 48-pin package, VCC and VREG are to be left open with no connection. The external regulator output $3.3\,\text{V}$ has to be connected to VCC_A and VCC_D pins. This connection has to be done externally, on board. For the 28-Pin package, the $3.3\,\text{V}$ output from the external regulator has to be connected to VREG, VCC_A and VCC_D. The V_CC pin has to be left open with no connection. From the external input $3.3\,\text{V}$, $1.8\,\text{V}$ is internally generated for the chip's internal usage.



External Regulation Scheme

Internal Regulation Scheme

When the built-in internal regulator is chosen, then the VCC pin has to be connected to a 5 V, in both 48-pin and 28-pin packages. Internally, the built-in regulator generates a 3.3 V and 1.8 V for the chip's internal usage. Also a 3.3 V output is available at VREG pin, that has to be connected externally to VCC_A and VCC_D.




Internal Regulation Scheme



Pin Configurations


Figure 1. 48-pin TQFP (7 × 7 × 1.4 mm) pinout





Pin Configurations (continued)

Figure 2. 28-pin QFN ($5 \times 5 \times 0.8$ mm) pinout





Pin Definitions

48-pin TQFP Package

Power and Clock VCC_A 1 P V _{CC_A} . 3.3 V analog power to the chip. VCC_A 7 P V _{CC_A} . 3.3 V analog power to the chip. VCC_A 12 P V _{CC_A} . 3.3 V analog power to the chip. VCC_A 16 P V _{CC_A} . 3.3 V analog power to the chip. VCC_A 19 P V _{CC_A} . 3.3 V analog power to the chip. VCC_D 34 P V _{CC_A} . 3.3 V analog power to the chip. VCC_D 34 P V _{CC_D} . 3.3 V digital power to the chip. VCC_D 38 P V _{CC_D} . 3.3 V digital power to the chip. VCC_D 38 P V _{CC_D} . 3.3 V digital power to the chip. VCC_D 38 P V _{CC_D} . 3.3 V digital power to the chip. VCC_D 38 P V _{CC_D} . 3.3 V digital power to the chip. VCC_D 38 P V _{CC_D} . 3.3 V digital power to the chip. VCC_D 38 P V _{CC_D} . 3.3 V regulator o/p during internal regulator. VREG 48 P V _{CC_D} . 3.3 V regulator o/p during internal regulator.	Pin Name	Pin No.	Type [1]	Description	
VCC_A 1 P V _{CC_A} . 3.3 V analog power to the chip. VCC_A 7 P V _{CC_A} . 3.3 V analog power to the chip. VCC_A 12 P V _{CC_A} . 3.3 V analog power to the chip. VCC_A 16 P V _{CC_A} . 3.3 V analog power to the chip. VCC_A 19 P V _{CC_A} . 3.3 V analog power to the chip. VCC_D 34 P V _{CC_B} . 3.3 V digital power to the chip. VCC_D 38 P V _{CC_B} . 3.3 V digital power to the chip. VCC_D 38 P V _{CC_B} . 3.3 V digital power to the chip. VCC_D 38 P V _{CC_B} . 3.3 V digital power to the chip. VCC_A 47 P V _{CC_B} . 5-3.3 V regulator o/p during internal regulator. VREG 48 P V _{CC_B} . 5-3.3 V regulator o/p during internal regulator; NC if using external regulator. GND 2 P GND. Connect to ground with as short a path as possible. GND 3 P GND. Connect to ground with as short a path as possible. GND 20 P GND. Connect to ground with as short a path as possible.		7 1131	,,,,,,		
VCC_A 7 P V _{CC_A} . 3.3 V analog power to the chip. VCC_A 12 P V _{CC_A} . 3.3 V analog power to the chip. VCC_A 16 P V _{CC_A} . 3.3 V analog power to the chip. VCC_A 19 P V _{CC_A} . 3.3 V analog power to the chip. VCC_D 34 P V _{CC_B} . 3.3 V digital power to the chip. VCC_D 38 P V _{CC_D} . 3.3 V digital power to the chip. VCC 47 P V _{CC_D} . 3.3 V digital power to the chip. VCC 47 P V _{CC_D} . 3.3 V digital power to the chip. VCC 47 P V _{CC_D} . 3.3 V digital power to the chip. VCC 47 P V _{CC_D} . 5.3 V regulator of the chip. VCC 47 P V _{CC_D} . 3.3 V digital power to the chip. VCC 47 P V _{CC_D} . 3.3 V digital power to the chip. VCC 47 P V _{CC_D} . 3.3 V digital power to the chip. VCC 47 P V _{CC_D} . 3.3 V digital power to the chip. VCE_D 48 P C _{CD} . D		1	Р	Voc. A. 3.3 V analog power to the chip.	
VCC_A 12 P V _{CC_A} : 3.3 V analog power to the chip. VCC_A 16 P V _{CC_A} : 3.3 V analog power to the chip. VCC_A 19 P V _{CC_A} : 3.3 V analog power to the chip. VCC_D 34 P V _{CC_D} : 3.3 V digital power to the chip. VCC_D 38 P V _{CC_D} : 3.3 V digital power to the chip. VCC_D 38 P V _{CC_D} : 3.3 V digital power to the chip. VCC 47 P V _{CC_D} : 3.3 V digital power to the chip. VCC 47 P V _{CC_D} : 5 V input to the internal regulator; NC if using external regulator VREG 48 P V _{REG} : 5-3.3 V regulator o/p during internal regulation; NC if using external regulator GND 2 P GND. Connect to ground with as short a path as possible. GND 8 P GND. Connect to ground with as short a path as possible. GND 13 P GND. Connect to ground with as short a path as possible. GND 20 P GND. Connect to ground with as short a path as possible. XIN 14 I 12-MHz crystal clock input, or 12/27/48MHz clock input XOUT 15 O 12-MHz Crystal clotk input, or 12/27/48MHz clock input XOUT 15 O 12-MHz Crystal OUT. (NC if external clock is used). SEL48/SEL27 25/44 I Clock source selection inputs. 00: Reserved 01: 48-MHz OSC-in 10: 27-MHz OSC-in 10: 27-MHz OSC-in 11: 12-MHz Crystal or OSC-in RESET# 26 I Active LOW Reset. External reset input, default pull high 10 kΩ; When RESET low, whole chip is reset to the initial state SELFPWR 37 I Self Power. Input for selecting self/bus power. 0 is bus powered, 1 is self powered (Power. Input 1: > Output is 0 for normal operation and 1 for suspend (Refer to gang / individual power switching modes in Pin Configuration Options or page 15 for details. RREF 11 I/O 649 Ω resistor must be connected between RREF and Ground. System Interface Test 1/2 C_SCL					
VCC_A 16 P V _{CC_A} 3.3 V analog power to the chip. VCC_D VCC_D 34 P V _{CC_D} 3.3 V digital power to the chip. VCC_D 38 P V _{CC_D} 3.3 V digital power to the chip. VCC_D 38 P V _{CC_D} 3.3 V digital power to the chip. VCC_D VCC_D 38 P V _{CC_D} 3.3 V digital power to the chip. VCC_D VCC_D VCC_D 38 P V _{CC_D} 3.3 V digital power to the chip. VCC_D VREG 48 P V _{REG} 5-3.3 V regulator o/p during internal regulation; NC if using external regulator WREG 48 P V _{REG} 5-3.3 V regulator o/p during internal regulation; NC if using external regulator GND 2 P GND. Connect to ground with as short a path as possible. GND 3 P GND. Connect to ground with as short a path as possible. GND 20 P GND. Connect to ground with as short a path as possible. GND XIN 14 I 12-MHz crystal clock input, or 12/27/48MHz clock input XOUT 15 O 12-MHz Crystal OUT. (NC if external clock is used). SEL48 / SEL27 25 / 44 I Clock source selection inputs. 00: Reserved 01: 48-MHz OSC-in 11: 12-MHz OSC-in 11: 12-MHz Crystal or OSC-in RESET# 37 I Active LOW Reset External reset input, default pull high 10 kΩ; When RESET - low, whole chip is reset to the initial state SELFPWR 37 I Self Power. Input for selecting self/bus power, 0 is bus powered, 1 is self powered Individual Mode: Input: 1-> Output is 1 for normal operation and 1 for suspend Individual Mode: Input: 1-> Output is 1 for normal operation and 0 for suspend Refer to gang / individual power switching modes in Pin Configuration Options or page 15 for details. System Interface Test 1/2 C_SCL 1/(N _C DN) Test. 0: Normal Operation and 1: Chip will be put in test mode. 1/2 C_SCL. Can be used as 1/2 C clock pin to access 1/2 C EEPROM. Upstream Port D- 3 I/OZ Upstream D- Signal.					
VCC_A 19 P V _{CC_A} 3.3 V analog power to the chip. VCC_D 34 P V _{CC_D} 3.3 V digital power to the chip. VCC_D 38 P V _{CC_D} 3.3 V digital power to the chip. VCC 47 P V _{CC_S} 5 V input to the internal regulator; NC if using external regulator VREG 48 P V _{REG} 5-3.3 V regulator o/p during internal regulation; NC if using external regulator GND 2 P GND. Connect to ground with as short a path as possible. GND 8 P GND. Connect to ground with as short a path as possible. GND 13 P GND. Connect to ground with as short a path as possible. GND 20 P GND. Connect to ground with as short a path as possible. XIN 14 I 12-MHz Crystal Crys		16			
VCC_D 34 P V _{CC_D} . 3.3 V digital power to the chip. VCC_D 38 P V _{CC_D} . 3.3 V digital power to the chip. VCC 47 P V _{CC_D} . 5 V input to the internal regulator; NC if using external regulator VREG 48 P V _{REG} . 5–3.3 V regulator o/p during internal regulation; NC if using external regulator GND 2 P GND. Connect to ground with as short a path as possible. GND 8 P GND. Connect to ground with as short a path as possible. GND 13 P GND. Connect to ground with as short a path as possible. GND 20 P GND. Connect to ground with as short a path as possible. XIN 14 I 12-MHz crystal clock input, or 12/27/48MHz clock input XOUT 15 O 12-MHz Crystal Clock input, or 12/27/48MHz clock input XOUT 15 O 12-MHz Crystal OUT. (NC if external clock is used). SEL48 / SEL27 25 / 44 I Clock source selection inputs. 00: Reserved 01: 48-MHz OSC-in 11: 2-MHz Crystal Or OSC-in RESET# 26 I			Р		
VCC_D 38 P V _{CC_D} . 3.3 V digital power to the chip. VCC 47 P V _{CC} . 5 V input to the internal regulator; NC if using external regulator VREG 48 P V _{REG} . 5–3.3 V regulator o/p during internal regulation; NC if using external regulator GND 2 P GND. Connect to ground with as short a path as possible. GND 8 P GND. Connect to ground with as short a path as possible. GND 13 P GND. Connect to ground with as short a path as possible. GND 20 P GND. Connect to ground with as short a path as possible. XIN 14 I 12-MHz crystal clock input, or 12/27/48MHz clock input XOUT 15 O 12-MHz crystal OUT. (NC if external clock is used). SEL48 / SEL27 25 / 44 I Clock source selection inputs.		34	Р		
VCC 47 P V _{CC} 5 V input to the internal regulator; NC if using external regulator VREG 48 P V _{REG} . 5–3.3 V regulator o/p during internal regulation; NC if using external regulator GND 2 P GND. Connect to ground with as short a path as possible. GND 8 P GND. Connect to ground with as short a path as possible. GND 13 P GND. Connect to ground with as short a path as possible. GND 20 P GND. Connect to ground with as short a path as possible. XIN 14 I 12-MHz crystal clock input, or 12/27/48MHz clock input XOUT 15 O 12-MHz Crystal OUT. (NC if external clock is used). SEL48 / SEL27 25 / 44 I Clock source selection inputs. 00: Reserved 01: 48-MHz OSC-in 11: 12-MHz Crystal or OSC-in Active LOW Reset. External reset input, default pull high 10 kΩ; When RESET = low, whole chip is reset to the initial state SELFPWR 37 I Self Power. Input for selecting self/bus power. 0 is bus powered, 1 is self powered GANG 39 I/O GANG. Default is input mode after power-on-reset. Gang Mode: Input: 0 -> Output is 0 for normal operation and 1 for suspend individual Mode: Input: 0 -> Output is 0 for normal operation an		38	Р		
VREG 48 P V _{REG} . 5–3.3 V regulator o/p during internal regulation; NC if using external regulator GND 2 P GND. Connect to ground with as short a path as possible. GND 8 P GND. Connect to ground with as short a path as possible. GND 13 P GND. Connect to ground with as short a path as possible. GND 20 P GND. Connect to ground with as short a path as possible. XIN 14 I 12-MHz crystal clock input, or 12/27/48MHz clock input XOUT 15 O 12-MHz Crystal OUT. (NC if external clock is used). SEL48 / SEL27 25 / 44 I Clock source selection inputs. 00: Reserved 01: 48-MHz OSC-in 10: 27-MHz OSC-in 11: 12-MHz Crystal or OSC-in 11: 12-MHz Crystal or OSC-in RESET# 26 I Active LOW Reset. External reset input, default pull high 10 kΩ; When RESET low, whole chip is reset to the initial state SELFPWR 37 I Self Power. Input for selecting self/bus power. 0 is bus powered, 1 is self powered GANG Default is input mode after power-on-reset. Gang Mode: Input: 1 -> Output is 0 for normal operation and 1 for suspend Individual Mode: Input: 1 -> Output is 0 for normal operation and 1 for suspend Refer to gang / individual		47	Р	_	
GND 2	VREG	48	Р	1 44	
GND 8	GND	2	Р		
SEL48 / SEL27 25 / 44 I Clock source selection inputs.	GND	8	Р		
XIN	GND	13	Р	GND. Connect to ground with as short a path as possible.	
XOUT 15	GND	20	Р	GND. Connect to ground with as short a path as possible.	
SEL48 / SEL27 25 / 44 I Clock source selection inputs. 00: Reserved 01: 48-MHz OSC-in 10: 27-MHz OSC-in 11: 12-MHz Crystal or OSC-in 11: 12-MHz Crystal or OSC-in Active LOW Reset. External reset input, default pull high 10 kΩ; When RESET = low, whole chip is reset to the initial state SELFPWR 37 I Self Power. Input for selecting self/bus power. 0 is bus powered, 1 is self powered GANG 39 I/O GANG. Default is input mode after power-on-reset. Gang Mode: Input: 1 -> Output is 0 for normal operation and 1 for suspend Individual Mode: Input: 0 -> Output is 1 for normal operation and 0 for suspend Refer to gang / individual power switching modes in Pin Configuration Options or page 15 for details. RREF 11 I/O 649 Ω resistor must be connected between RREF and Ground. System Interface Test 27	XIN	14	I	12-MHz crystal clock input, or 12/27/48MHz clock input	
00: Reserved 01: 48-MHz OSC-in 10: 27-MHz OSC-in 11: 12-MHz Crystal or OSC-in 12: 000	XOUT	15	0	12-MHz Crystal OUT. (NC if external clock is used).	
low, whole chip is reset to the initial state	SEL48 / SEL27	25 / 44	I	00: Reserved 01: 48-MHz OSC-in 10: 27-MHz OSC-in	
GANG 39 I/O GANG. Default is input mode after power-on-reset. Gang Mode: Input:1 -> Output is 0 for normal operation and 1 for suspend Individual Mode: Input:0 -> Output is 1 for normal operation and 0 for suspend Refer to gang / individual power switching modes in Pin Configuration Options or page 15 for details. RREF 11 I/O 649 Ω resistor must be connected between RREF and Ground. System Interface Test I ² C_SCL I ² C_SCL I(R _{DN}) I/O(R _{DN}) I ² C_SCL. Can be used as I ² C clock pin to access I ² C EEPROM. Upstream Port D- 3 I/O/Z Upstream D- Signal.	RESET#	26	I	Active LOW Reset . External reset input, default pull high 10 kΩ; When RESET = low, whole chip is reset to the initial state	
Gang Mode: Input:1 -> Output is 0 for normal operation and 1 for suspend Individual Mode: Input:0 -> Output is 1 for normal operation and 0 for suspend Refer to gang / individual power switching modes in Pin Configuration Options or page 15 for details. RREF 11 I/O 649 Ω resistor must be connected between RREF and Ground. System Interface Test 27 I(R _{DN}) Test. 0: Normal Operation and 1: Chip will be put in test mode. I ² C_SCL Can be used as I ² C clock pin to access I ² C EEPROM. Upstream Port D- 3 I/O/Z Upstream D- Signal.	SELFPWR	37	I	Self Power . Input for selecting self/bus power. 0 is bus powered, 1 is self powered.	
Test 1 ² C_SCL 27 I(R _{DN}) 1/O(R _{DN} I ² C_SCL. Can be used as I ² C clock pin to access I ² C EEPROM. Upstream Port D- 3 I/O/Z Upstream D- Signal.	GANG	39	I/O	GANG. Default is input mode after power-on-reset. Gang Mode: Input:1 -> Output is 0 for normal operation and 1 for suspend Individual Mode: Input:0 -> Output is 1 for normal operation and 0 for suspend Refer to gang / individual power switching modes in Pin Configuration Options on	
Test 1 ² C_SCL 1(R _{DN}) 1/O(R _{DN}) 1 Test. 0: Normal Operation and 1: Chip will be put in test mode. 1 ² C_SCL. Can be used as 1 ² C clock pin to access 1 ² C EEPROM. Upstream Port D- 3 1/O/Z Upstream D- Signal.	RREF	11	I/O	649~Ω resistor must be connected between RREF and Ground.	
Upstream Port D- 3 I/O/Z Upstream D- Signal.	System Interface				
D- 3 I/O/Z Upstream D- Signal .		27		Test . 0: Normal Operation and 1: Chip will be put in test mode. I ² C_SCL. Can be used as I ² C clock pin to access I ² C EEPROM.	
	Upstream Port				
D+ 4 I/O/Z Upstream D+ Signal.	D-	3	I/O/Z	Upstream D- Signal.	
	D+	4	I/O/Z	Upstream D+ Signal.	

Document Number: 001-65659 Rev. *K

Note
1. Pin Types: I = Input, O = Output, P = Power/Ground, Z = High Impedance, R_{DN} = Pad internal Pull Down Resistor, R_{UP} = Pad internal Pull Up Resistor.



Pin Definitions (continued)

48-pin TQFP Package

Pin Name	Pin No.	Type [1]	Description	
Downstream Port 1				
DD-[1]	5	I/O/Z	Downstream D- Signal.	
DD+[1]	6	I/O/Z	Downstream D+ Signal.	
AMBER[1] SPI_CS	46	O(R _{DN}) O(R _{DN})	LED. Driver output for amber LED. port indicator support. SPI_CS. Can be used as chip select to access external SPI EEPROM.	
GREEN[1] ^[2] SPI_SK FIXED_PORT1	45	O(R _{DN}) O(R _{DN}) I(R _{DN})	LED. Driver output for green LED. Port indicator support. SPI_SK. Can be used as SPI Clock to access external SPI EEPROM. FIXED_PORT1. At POR used to set Port1 as non removable port. Refer Pin Configuration Options on page 15.	
OVR#[1]	42	I(R _{UP})	Overcurrent Condition Detection Input. Active LOW Overcurrent Condition Detection Input.	
PWR#[1] I ² C_SDA	43	O/Z I/O	Power Switch Driver Output. Default is Active LOW. I ² C_SDA. Can be used as I ² C Data pin, connected with I ² C EEPROM.	
Downstream Port 2	2			
DD-[2]	9	I/O/Z	Downstream D- Signal.	
DD+[2]	10	I/O/Z	Downstream D+ Signal.	
AMBER[2] SPI_MOSI PWR_PIN_POL	36	O(R _{DN}) O(R _{DN}) I(R _{DN})	LED. Driver output for Amber LED. Port Indicator Support. SPI_MOSI. Can be used as Data Out to access external SPI EEPROM. PWR_PIN_POL. Used for power switch enable pin polarity setting. Refer Configuration Options on page 15.	
GREEN[2] ^[2] SPI_MISO FIXED_PORT2	35	O(R _{DN}) I(R _{DN}) I(R _{DN})	LED. Driver output for Green LED. Port Indicator Support. SPI_MISO. Can be used as Data In to access external SPI EEPROM. FIXED_PORT2. At POR used to set Port2 as non removable port. Refer Pin Configuration Options on page 15.	
OVR#[2]	40	I(R _{UP})	Overcurrent Condition Detection Input. Active LOW Overcurrent Condition Detection Input.	
PWR#[2]	41	O/Z	Power Switch Driver Output. Default is Active LOW	
Downstream Port 3	3			
DD-[3]	17	I/O/Z	Downstream D– Signal.	
DD+[3]	18	I/O/Z	Downstream D+ Signal.	
AMBER[3] SET_PORT_NUM2	33	O(R _{DN}) I(R _{DN})	LED . Driver output for Amber LED. Port indicator support. SET_PORT_NUM2 . Used to set port numbering along with SET_PORT_NUM Refer Pin Configuration Options on page 15.	
GREEN[3] FIXED_PORT3	32	O(R _{DN}) I(R _{DN})	LED. Driver output for Green LED. Port indicator support. FIXED_PORT3. At POR used to set Port3 as non removable port. Refer Pin Configuration Options on page 15.	
OVR#[3]	30	I(R _{UP})	Overcurrent Condition Detection Input. Active LOW Overcurrent Condition Detection Input.	
PWR#[3]	31	O/Z	Power Switch Driver Output. Default is Active LOW.	

Document Number: 001-65659 Rev. *K

Note
2. Pin-strapping GREEN[1] and GREEN[2] enables proprietary function that may affect the normal functionality of HX2VL. Configuring Port #1 and #2 as non-removable by pin-strapping should be avoided.



Pin Definitions (continued)

48-pin TQFP Package

Pin Name	Pin No.	Type [1]	Description
Downstream Port 4	4		
DD-[4]	21	I/O/Z	Downstream D- Signal.
DD+[4]	22	I/O/Z	Downstream D+ Signal.
AMBER[4] SET_PORT_NUM1	24	O(R _{DN}) I(R _{DN})	LED . Driver output for Amber LED. Port Indicator Support. SET_PORT_NUM1 . Used to set port numbering along with SET_PORT_NUM2. Refer "Pin Configuration Options" on page 15
GREEN[4] FIXED_PORT4	23	O(R _{DN}) I(R _{DN})	LED . Driver output for Green LED. Port Indicator Support. FIXED_PORT4 . At POR used to set Port4 as non removable port. Refer Pin Configuration Options on page 15.
OVR#[4]	28	I(R _{UP})	Overcurrent Condition Detection Input. Active LOW Overcurrent Condition Detection Input.
PWR#[4]	29	O/Z	Power Switch Driver Output. Default is Active LOW.

Note: The alternate function of these pins as LED indicator is not available if the pins are strapped to logic high, unless a separate circuit is designed to support logic high. Disconnect after 60 ms of power-on reset (POR), when these pins are reconfigured as outputs.



Pin Definitions

28-pin QFN Package

Pin Name	Pin No.	Type ^[3]	Description	
Power and Clock	•			
VCC_A	5	Р	V _{CC_A} . 3.3 V analog power to the chip.	
VCC_A	9	Р	V _{CC_A} . 3.3 V analog power to the chip.	
VCC_A	14	Р	V _{CC_A} . 3.3 V analog power to the chip.	
VCC_D	21	Р	V _{CC_D} . 3.3 V digital power to the chip.	
VCC	27	Р	V _{CC} . 5 V input to the internal regulator; NC if using external regulator	
VREG	28	Р	$ m V_{CC}$. 5–3.3 V regulator o/p during internal regulation; 3.3 V i/p if using external regulator.	
XIN	10	I	12-MHz crystal clock input, or 12-MHz clock input	
XOUT	11	0	12-MHz Crystal OUT. (NC if external clock is used).	
RESET#	17	I	Active LOW Reset. External reset input, default pull high 10k Ohm; When RESET = low, whole chip is reset to the initial state	
SELFPWR	22	I	Self Power . Input for selecting self/bus power. 0 is bus powered, 1 is self powered.	
GANG	23	I/O	GANG Default is input mode after power-on-reset. Gang Mode: Input:1 -> Output is 0 for normal operation and 1 for suspend Individual Mode: Input:0 -> Output is 1 for normal operation and 0 for suspend Refer to gang / individual power switching modes in Pin Configuration Options on page 15 for details.	
RREF	8	I/O	649-Ω resistor must be connected between RREF and Ground	
System Interface				
Test I2C_SCL	18	O(R _{DN}) I/O(R _{DN})	Test . 0: Normal Operation & 1: Chip will be put in test mode I2C_SCL . I ² C Clock pin.	
PWR# ^[4] I2C_SDA	26	I/O	Power switch driver output. Default is active low I2C_SDA. I ² C Data pin.	

Notes

Pin Types: I = Input, O = Output, P = Power/Ground, Z = High Impedance, R_{DN} = Pad internal Pull Down Resistor, R_{UP} = Pad internal Pull Up Resistor.
 PWR#/I2C_SDA can be used as either PWR# or I2C_SDA but not as both. If EEPROM is connected then the pin will act as I2C_SDA, it will not switch to PWR# mode (as it does in 48-pin TQFP package).



Pin Definitions (continued)


28-pin QFN Package

Pin Name	Pin No.	Type ^[3]	Description	
Upstream Port				
D–	1	I/O/Z	Upstream D- Signal.	
D+	2	I/O/Z	Upstream D+ Signal.	
Downstream Port	1	•		
DD-[1]	3	I/O/Z	Downstream D- Signal.	
DD+[1]	4	I/O/Z	Downstream D+ Signal.	
OVR#[1]	25	I(R _{UP})	Overcurrent Condition Detection Input. Active LOW Overcurrent Condition Detection Input. Only OVR#[1](pin 25) is enabled in Gang mode. OVR#[2](pin 24), OVR#[3](pin 20) and OVR#[4](pin 19) are disabled in Gang mode.	
Downstream Port 2	2	•		
DD-[2]	6	I/O/Z	Downstream D- Signal.	
DD+[2]	7	I/O/Z	Downstream D+ Signal.	
OVR#[2]	24	I(R _{UP})	Overcurrent Condition Detection Input . Active LOW Overcurrent Condition Detection Input. Only OVR#[1](pin 25) is enabled in Gang mode. This (OVR#[2]) pin is disabled in Gang mode.	
Downstream Port 3	3			
DD-[3]	12	I/O/Z	Downstream D- Signal.	
DD+[3]	13	I/O/Z	Downstream D+ Signal.	
OVR#[3]	20	I(R _{UP})	Overcurrent Condition Detection Input . Active LOW Overcurrent Condition Detection Input. Only OVR#[1](pin 25) is enabled in Gang mode. This (OVR#[3]) pin is disabled in Gang mode.	
Downstream Port	4			
DD-[4]	15	I/O/Z	Downstream D- Signal.	
DD+[4]	16	I/O/Z	Downstream D+ Signal.	
OVR#[4]	19	I(R _{UP})	Overcurrent Condition Detection Input . Active LOW Overcurrent Condition Detection Input. Only OVR#[1](pin 25) is enabled in Gang mode. This (OVR#[4]) pin is disabled in Gang mode.	
GND	PAD	Р	Ground pin for the chip . It is the solderable exposed pad beneath the chip. Refer to the Figure 4 on page 21.	



EEPROM Configuration Options

Systems using CY7C65642 have the option of using the default descriptors to configure the hub. Otherwise, it must have an external EEPROM for the device to have a unique VID, and PID. The CY7C65642 can communicate with an SPI (microwire) EEPROM like 93C46 or I²C EEPROM like 24C02. Example EEPROM connections are shown as follows:



Note The 28-pin QFN package includes only support for I²C EEPROM like ATMEL/24C02N_SU27 D, MICROCHIP/4LC028 SN0509, SEIKO/S24CS02AVH9. The 48-pin TQFP package includes both I²C and SPI EEPROM connectivity options. In this case, user can use either SPI or I²C connectivity at a time for communicating to EEPROM. The 48-pin package supports ATMEL/AT93C46DN-SH-T, in addition to the above mentioned families. HX2VL can only read from SPI EEPROM. So field programming of EEPROM will be supported only for I²C EEPROM. The default VID and PID are 0x04B4 and 0x6572.

CY7C65642 verifies the check sum after power on reset and if validated loads the configuration from the EEPROM. To prevent this configuration from being overwritten, AMBER[1] is disabled when the SPI EEPROM is present.

Byte	Value		
00h	VID_LSB		
01h	VID_MSB		
02h	PID_LSB		
03h	PID_MSB		
04h	ChkSum		
05h	Reserved-FEh		
06h	Removable ports		
07h	Port number		
08h	Maximum power		
09h–0Fh	Reserved-FFh		
10h	Vendor string length		
11h-3Fh	Vendor string (ASCII code)		
40h	Product string length		

Byte	Value		
41h–6Fh	Product string (ASCII code)		
70 h	Serial number length		
71h–80h	Serial number string		

Byte 0: VID (LSB)

Least Significant Byte of Vendor ID

Byte 1: VID (MSB)

Most Significant Byte of Vendor ID

Byte 2: PID (LSB)

Least Significant Byte of Product ID

Byte 3: PID (MSB)]

Most Significant Byte of Product ID

Byte 4: ChkSum

CY7C65642 will ignore the EEPROM settings if ChkSum is not equal to VID_LSB + VID_MSB + PID_LSB + PID_MSB +1

Byte 5: Reserved

Set to FEh

Byte 6: RemovablePorts

RemovablePorts[4:1] are the bits that indicate whether the device attached to the corresponding downstream port is removable (set to 0) or non-removable (set to 1). Bit 1 corresponds to Port 1, Bit 2 to Port 2 and so on. Default value is 0 (removable). These bit values are reported appropriately in the HubDescriptor:DeviceRemovable field.

Bits 0,5,6,7 are set to 0.

Byte 7: Port Number

Port Number indicates the number of downstream ports. The values must be 1 to 4. Default value is 4.

Byte 8: Maximum Power

This value is reported in the Configuration Descriptor: bMax-Power field and is the current in 2 mA increments that is required from the upstream hubs. The allowed range is 00h (0mA) to FAh(500mA). Default value is 32h (100mA)

Byte 9–15: Reserved

Set to FFh (except 11 which is FEh)

Byte 16: Vendor String Length

Length of the Vendor String

Byte 17-63: Vendor String

Value of Vendor String in ASCII code.

Byte 64: Product String Length

Length of the Product String

Byte 65–111: Product String

Value of Product String in ASCII code

Byte 112: Serial Number Length

Length of the Serial Number

Byte 113 onwards: Serial Number String


Serial Number String in ASCII code.



Pin Configuration Options

Power ON Reset

The power on reset can be triggered by external reset or internal circuitry. The internal reset is initiated, when there is an unstable power event for silicon's internal core power (3.3 V \pm 10%). The internal reset is released 2.7 $\mu s \pm$ 1.2% after supply reaches power good voltage (2.5 V to 2.8 V). The external reset pin, continuously senses the voltage level (5 V) on the upstream VBUS as shown in the figure. In the event of USB plug/unplug or drop in voltage, the external reset is triggered. This reset trigger can be configured using the resistors R1 and R2. Cypress recommends that the reset time applied in external reset circuit should be longer than that of the internal reset time.



Gang/Individual Power Switching Mode

A single pin is used to set individual / gang mode as well as output the suspend flag. This is done to reduce the pin count. The individual or gang mode is decided within 20 μs after power on reset. It has a setup time of 1ns. 50 to 60ms after reset, this pin is changed to output mode. CY7C65642 outputs the suspend flag, once it is globally suspended. Pull-down resistor of greater than 100K is needed for Individual mode and a pull-up resistor greater than 100K is needed for Gang mode. Figure below shows the suspend LED indicator schematics. The polarity of LED must be followed, otherwise the suspend current will be over the spec limitation (2.5 mA).




Table 1. Features supported in 48-pin and 28-pin packages

Supported Features	48-pin	28-pin
Port number configuration	Yes	No
Non-removable port configuration	Yes	No
Reference clock configuration	Yes	No
Power switch enable polarity	Yes	No
LED Indicator	Yes	No

Power Switch Enable Pin Polarity

The pin polarity is set active-high by pin-strapping the PWR_PIN_POL pin to 1 and Active-Low by pin-strapping the PWR_PIN_POL pin to 0. Thus, both kinds of power switches are supported. This feature is not supported in 28-pin QFN package.

Port Number Configuration

In addition to the EEPROM configuration, as described above, configuring the hub for 2/3/4 ports is also supported using pin-strapping SET_PORT_NUM1 and SET_PORT_NUM2, as shown in following table. Pin strapping option is not supported in the 28-pin QFN package.

SET_PORT_NUM2	SET_PORT_NUM1	# Ports
1	1	1 (Port 1)
1	0	2 (Port 1/2)
0	1	3 (Port 1/2/3)
0	0	4 (All ports)

Non Removable Ports Configuration

In embedded systems, downstream ports that are always connected inside the system, can be set as non-removable (always connected) ports, by pin-strapping the corresponding FIXED_PORT# pins 1~4 to High, before power on reset. At POR, if the pin is pull high, the corresponding port is set to non-removable. This is not supported in the 28-pin QFN package.

Reference Clock Configuration

This hub can support, optional 27/48-MHz clock source. When on-board 27/48-MHz clock is present, then using this feature, system integrator can further reduce the BOM cost by eliminating the external crystal. This is available through GPIO pin configuration shown below. This is not supported in the 28-pin QFN package.

SEL48	SEL27	Clock Source
0	1	48-MHz OSC-in
1	0	27-MHz OSC-in
1	1	12-MHz X'tal/OSC-in



Absolute Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage temperature60 °C to +100 °C
Ambient temperature 0 °C to +70 °C
5 V supply voltage to ground potential–0.5 V to +6.0 V
3.3 V supply voltage to ground potential \dots -0.5 V to +3.6 V
Voltage at open drain input pins (OVR#1-4, SELFPWR, RESET#)0.5 V to +5.5 V
3.3 V Input Voltage for Digital I/O0.5 V to +3.6 V
FOSC (oscillator or crystal frequency) 12 MHz ± 0.05%

Operating Conditions

Ambient temperature	0 °C to +70 °C
Ambient max junction temperature	0 °C to +125 °C
5 V supply voltage to ground potential	4.75 V to +5.25 V
$3.3\ V$ supply voltage to ground potential .	3.15 V to +3.6 V
Input voltage for USB signal pins	0.5 V to +3.6 V
Voltage at open drain input pins	–0.5 V to +5.0 V
Thermal characteristics 48-pin TQFP	78.7 °C/W
Thermal characteristics 28-pin QFN	33.3 °C/W



Electrical Characteristics

DC Electrical Characteristics

Doromotor	Description	O a maliti a ma	Min	Turn	Max		
Parameter	Description	Conditions		Тур	External regulator	Internal regulator	Unit
P_{D}	Power dissipation	Excluding USB signals	-	_	432		mW
V _{IH}	Input high voltage	-	2	_	_		V
V_{IL}	Input low voltage	_	_	_	0.8		V
I ₁	Input leakage current	Full speed / low speed (0 < V _{IN} < V _{CC})	ull speed / low speed -10 - +10		0	μА	
	imput leakage current	High speed mode (0 < V _{IN} < V _{CC})	- 5	0	+5	5	μА
V_{OH}	Output voltage high	I _{OH} = 8 mA	2.4	-	_		V
V_{OL}	Output low voltage	I _{OL} = 8 mA	_	_	0.4	4	V
R_{DN}	Pad internal pull-down resistor	-	29	59	13	5	ΚΩ
R_{UP}	Pad internal pull-up resistor	-	80	108	14	0	ΚΩ
C _{IN}	Input pin capacitance	Full speed / low speed mode	-	-	20)	pF
		high speed mode	4	4.5	5		pF
I _{SUSP}	Suspend current	_	_	0.786	1.043	1.3	mA
	Supply Current						
	4 Active ports	Full speed host, full speed devices	-	88.7	103.9	105.4	mA
		High speed host, high speed devices	-	81.9	88.2	89.3	mA
		High speed host, full speed devices	-	88.2	101.2	102.3	mA
	3 Active ports ^[5]	Full speed host, full speed devices	-	79.1	91.6	93	mA
		High speed host, high speed devices	-	72.9	78.5	78.6	mA
		High speed host, full speed devices			88.8	mA	
I _{CC}		Full speed host, full speed devices	-	68.1	78.4	78.6	mA
	2 Active ports	High speed host, high speed devices	-	61.9	67.6	69.6	mA
		High speed host, full speed devices	-	64.9	75.4	76.1	mA
	1 Active ports	Full speed host, full speed devices	-	57.1	66.3	66.7	mA
		High speed host, high speed devices	-	51.9	57.6	59.3	mA
		High speed host, full speed devices	-	54.7	61.1	62.5	mA
	No Active ports ^[6]	Full speed host	_	42.8	48.9	50.3	mA
	No Active ports ²	High speed host	_	44.2	49.1	50.6	mA

Notes

- 5. Current measurement is with device attached and enumerated.
- 6. No devices attached.



AC Electrical Characteristics

USB Transceiver is USB 2.0 certified in low, full and high speed modes.

Both the upstream USB transceiver and all four downstream transceivers have passed the USB-IF USB 2.0 Electrical Certification Testing.

The 48-pin TQFP package can support communication to EEPROM using either I^2C or SPI. The 28-pin QFN package can support only I^2C communication to EEPROM.

AC characteristics of these two interfaces to EEPROM are summarized in tables below:

AC Characteristics of SPI EEPROM interface

Parameter	Parameter	Min	Тур	Max	Units
t _{CSS}	CS setup time	3.0	_	-	
t _{CSH}	CS hold time	3.0	_	_	
t _{SKH}	SK high time	1.0	_	_	
t _{SKL}	SK low time	2.2	_	_	
t _{DIS}	DI setup time	1.8	-	-	μs
t _{DIH}	DI hold time	2.4	_	_	
t _{PD1}	Output delay to '1'	-	_	1.8	
t _{PD0}	Output delay to '0'	-	_	1.8	

AC Characteristics of PC EEPROM interface

Parameter	Parameter	1.8 V-5.5 V		2.5 V-5.5 V		- Units
	Farameter	Min	Max	Min	Max	Ullits
f _{SCL}	SCL clock frequency	0.0	100	0.0	400	KHz
t_{LOW}	Clock LOW Period	4.7	-	1.2	_	us
t _{HIGH}	Clock HIGH Period	4.0	-	0.6	_	us
t _{SU:STA}	Start condition setup time	4.7	_	0.6	_	us
t _{SU:STO}	Stop condition setup time	4.7	_	0.6	_	us
t _{HD:STA}	Start condition hold time	4.0	_	0.6	_	us
t _{HD:STO}	Stop condition hold time	4.0	_	0.6	_	us
t _{SU:DAT}	Data in setup time	200.0	-	100.0	_	ns
t _{HD:DAT}	Data in hold time	0	_	0	_	ns
t _{DH}	Data out hold time	100	-	50	_	ns
t _{AA}	Clock to output	0.1	4.5	0.1	_	us
t _{WR}	Write cycle time	_	10	_	5	ns

Thermal Resistance

Parameter	Description	48-pin TQFP Package	28-pin QFN Package	Unit
Θ_{JA}	Thermal resistance (junction to ambient)	78.7	33.3	°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)	35.3	18.4	°C/W


Document Number: 001-65659 Rev. *K Page 18 of 26



Ordering Information

Ordering Code	Package Type
CY7C65642-48AXC	48-pin TQFP - Tray
CY7C65642-48AXCT	48-pin TQFP - Tape and Reel
CY7C65642-28LTXC	28-pin QFN - Tray

Ordering Code Definitions





Package Diagrams

The CY7C65642 is available in following packages:

Figure 3. 48-pin TQFP (7 × 7 × 1.4 mm) A48 Package Outline, 51-85135







Figure 4. 28-pin QFN (5 × 5 × 0.8 mm), LT28A (3.5 × 3.5 E-Pad), Sawn Package Outline, 001-64621



NOTES:

- 1. MATCH AREA IS SOLDERABLE EXPOSED PAD
- 2. BASED ON REF JEDEC # MO-220
- 3. PACKAGE WEIGHT: ~0.05gr
- 4. DIMENSIONS ARE IN MILLIMETERS

001-64621 *A



Acronyms

Acronym	Description
AC	Alternating Current
ASCII	American Standard Code for Information Interchange
EEPROM	Electrically Erasable Programmable Read Only Memory
EMI	Electromagnetic Interference
ESD	Electrostatic Discharge
GPIO	General Purpose Input/Output
I/O	Input/Output
LED	Light Emitting Diode
LSB	Least Significant Bit
MSB	Most Significant Bit
PCB	Printed Circuit Board
PLL	Phase-Locked Loop
POR	Power On Reset
PSoC [®]	Programmable System-on-Chip™
QFN	Quad Flat No-leads
RAM	Random Access Memory
ROM	Read Only Memory
SIE	Serial Interface Engine
TQFP	Thin Quad Flat Pack
TT	Transaction Translator
USB	Universal Serial Bus

Document Conventions

Units of Measure

Symbol	Unit of Measure			
°C	degree Celsius			
kHz	kilohertz			
kΩ	ilohm			
MHz	megahertz			
μΑ	microampere			
μS	microsecond			
μW	microwatt			
mA	nilliampere			
mm	millimeter			
ms	millisecond			
mW	milliwatt			
ns	nanosecond			
Ω	ohm			
%	percent			
pF	picofarad			
ppm	parts per million			
V	volt			
W	watt			



Silicon Errata for the HX2VL, CY7C65642 Product Family

This section describes the errata for the HX2VL, CY7C65642. The details include errata trigger conditions, scope of impact, available workarounds, and silicon revision applicability.

Contact your local Cypress Sales Representative, if you have any questions.

Part Numbers Affected

Part Number	Device Characteristics
CY7C65642	USB 2.0 Multi TT Hub

HX2VL Qualification Status

Product Status: In production

HX2VL Errata Summary

This table defines the errata applicability to available HX2VL family devices.

Items	Part Numbers	Silicon Revision	Workaround	Fix Status
[1]. USB device is not recognized properly if a disconnect followed by a connect event happen during hub suspend	CY7C65642	Rev **	Issue a Port-Reset from host USB application or driver if the USB device commands STALLed	No fix planned.

^{1.} USB device is not recognized properly if a disconnect followed by a connect event happen during hub suspend

■Problem Definition

HX2VL sometimes does not recognize Downstream (DS) USB device after coming out of suspend if the connected DS device is disconnected and connected back to the same DS port during hub suspend state.

■Parameters Affected

N/A.

■Trigger Condition(s)

Disconnect followed by a Connect event of DS device from the hub during suspend state.

■Scope of Impact

The issue is not observed with standard Microsoft driver/class devices such as mouse, keyboard, mass storage, etc. as the standard class drivers recover the device using Port-Reset command when there is a STALL from the DS devices.

■Workaround

Issue a Port-Reset from host USB application or driver to recover the DS device when it STALLS.

■Fix Status

No fix planned.



Document History Page

		1-65659		
Rev.	ECN	Orig. of Change	Submission Date	Description of Change
**	3176751	SWAK	02/18/2011	New data sheet.
*A	3250883	SWAK / AASI	06/29/2011	Updated Functional Overview (Updated Port Indicators (Added a Not "Pin-strapping GREEN#[1] and GREEN#[2] enables proprietary function that may affect the normal functionality of HX2VL. Configuring Port #1 and #2 a non-removable by pin-strapping should be avoided."). Updated Pin Configurations (Updated Figure 1 (Pin of the 48-pin TQFI package was named SELF_PWR. It is changed to SELFPWR.)). Updated Pin Definitions (Updated description of XIN pin to "12-MHz crystate clock input, or 12-MHz clock input" (since 28-pin package does not support 2 and 48 MHz), updated description of XOUT pin to "12-MHz Crystal OUT. (Notif external clock is used)", changed value from 680 Ω to 650 Ω in description of RREF pin, changed description of OVR# pins from "Default is Active LOW" to "Active LOW Overcurrent Condition Detection Input" (since the polarity is not configurable), changed all seven occurrences of "Refer "48-pin TQFP Pi Configuration" on page 5" to "Refer Pin Configuration Options on page 15" added Note 2 and referred the same Note in GREEN#[1] and GREEN#[2] pins Updated Pin Definitions (Updated description of XIN pin to "12-MHz crystate clock input, or 12-MHz clock input" (since 28-pin package does not support 2 and 48 MHz), updated description of XOUT pin to "12-MHz Crystal OUT. (Notif external clock is used)", changed description of OVR# pins from "Default in Active LOW" to "Active LOW Overcurrent Condition Detection Input" (since the polarity is not configurable)). Updated Functional Overview (Updated Power Regulator (Changed regulator) maximum current loading from 200 mA to 150 mA)). Updated Pin Configuration Options (Updated Power Switch Enable Pin Polarit (Replaced first two occurrences of the word "setting" with "pin-strapping")). Updated Electrical Characteristics (Updated DC Electrical Characteristic (Updated maximum value of I _{SUSP} parameter to 903 μA, updated maximur values of I _{CC} parameter).
*B	3327505	AASI	07/27/2011	Changed status from Preliminary to Final. Updated Pin Definitions (Minor edits). Updated Ordering Information (Updated part numbers) and Ordering Cod Definitions.
*C	3525169	AASI	02/16/2012	Updated Pin Configurations (Updated Figure 1 (Renamed SPI_DI to SPI_MOSI, renamed SPI_DO to SPI_MISO respectively for clarity)). Updated Pin Definitions (Renamed SPI_DI to SPI_MOSI, renamed SPI_DO to SPI_MISO respectively for clarity). Updated Pin Definitions (Updated description of PWR# of 28-pin package (To describe the alternate function I2C_SDA)).
*D	3637477	AASI	07/02/2012	Updated EEPROM Configuration Options (Changed the value of Byte 5 to FEr to match with the tabular column). Updated Electrical Characteristics (Updated DC Electrical Characteristics (Splitted the Max column into two columns namely External regulator and Internal regulator for I _{SUSP} and I _{CC} parameters and updated the corresponding values)). Added Thermal Resistance. Updated Ordering Information (Updated part numbers). Updated to new template.
*E	3995708	PRJI	05/09/2013	Added Silicon Errata for the HX2VL, CY7C65642 Product Family.



Document History Page (continued)

Rev.	ECN	Orig. of Change	Submission Date	Description of Change
*F	4694741	PRJI	03/20/2015	Added More Information. Updated Functional Overview: Updated Port Indicators: Updated description. Updated Pin Definitions: Added Note at the bottom. Updated EEPROM Configuration Options: Updated details in "Value" column corresponding to "09h–0Fh" in the table. Updated Electrical Characteristics: Updated DC Electrical Characteristics: Updated all values of R _{DN} and R _{UP} parameters. Added Note 5 and referred the same note in "3 Active ports" in "Description" column of I _{CC} parameter. Added Note 6 and referred the same note in "No Active ports" in "Description column of I _{CC} parameter. Updated Package Diagrams: spec 51-85135 – Changed revision from *B to *C. spec 001-64621 – Changed revision from ** to *A. Updated Silicon Errata for the HX2VL, CY7C65642 Product Family: Updated HX2VL Qualification Status: Replaced "Sampling" with "In production". Updated to new template. Completing Sunset Review.
*G	5363572	НВМ	07/21/2016	Updated CY Logo and Sales Disclaimer. Updated Features: Added TID number along with Compliant with USB2.0 specification. Removed Slew rate control for EMI management. Updated Pin Definitions for 28-pin QFN Package: Updated Description for OVR#[1], OVR#[2], OVR#[3], and OVR#[4].
*H	5545393	HBM	12/07/2016	Updated More Information. Updated Copyright and Disclaimer.
*	5688033	RUPA	04/10/2017	Updated logo and copyright.
*J	5782612	ANII	06/22/2017	Updated Ordering Information: No change in part numbers. Replaced "Tube" with "Tray".
*K	6136795	НВМ	04/13/2018	Updated the Silicon Errata for the HX2VL, CY7C65642 Product Family section Removed the old Cypress Logo from Pin Configurations. Updated Sales Information and Copyright year.



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/mcu

cypress.com/psoc

cypress.com/pmic

cypress.com/touch cypress.com/usb

cypress.com/wireless

Products

Arm® Cortex® Microcontrollers

Automotive

Clocks & Buffers

Interface

Internet of Things

Cypress.com/automotive

cypress.com/clocks

cypress.com/interface

cypress.com/iot

cypress.com/memory

Memory
Microcontrollers

PSoC

Power Management ICs

Touch Sensing
USB Controllers
Wireless Connectivity

PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6

Cypress Developer Community

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress does not assume any liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, unclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not li

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 001-65659 Rev. *K Revised April 13, 2018 Page 26 of 26

[©] Cypress Semiconductor Corporation, 2011–2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.